Design Verfication - DV20
ASIC Design Verification (DV), is also called RTL/ Functional Verification, which involves verification of the RTL design for its functionality. As the RTL design has to be exhaustively verified for its functionality, the demand for a DV Engineers in the VLSI Industry is comparatively more than other skill sets. Design Verification in VLSI course comprehensively covers digital design, Verilog for
/CourseBundles(56060)/3884888-freepik--20250312082647h7Hw.png)
Course Overview
Schedule of Classes
Course Curriculum
1 Subject
Design Verfication - DV20
33 Learning Materials
Course Planner & Course Orienation slides - DV20
Orientation Slides
Course planner
Foundation course Materials
Digital Design PPT
CMOS Devices and Technology Slides
Verilog HDL
Linux Essentials Basics and GVIM
Module 1 Introduction to ChipEdge Verification Course
System Verilog Slides
Module 1 Introduction to ChipEdge Verification Course
Module 2 System Verilog Data Types
Module 3 SystemVerilog Interfaces
Module 4 System Verilog OOPs
Module 5 Randomization
Module 6 Inter-process Communication
Module 7 Assertions
Module 8 Coverage
Universal Verification Methodology Slides
Module 9 Introduction to UVM
Module 10 UVM PHASES
Module 11 TLM
Module 12 Factory Registration and Methods
Module 13 Construction of UVC
Module 14 UVM_RAL
Module 15 Advanced UVM Concepts
Verilog Lab Manual
Verilog_command_reference_Manual
Verilog_Lab1_Manual
Verilog_Lab2_Manual
System Verilog Lab Manual
Module 1 System Verilog Data Types Lab Manual
Module 2 Interfaces Lab Manual
Module 3 System Verilog OOPS Lab Manual
Module 4 Randomization Lab Manual
Module 5 Interprocess Communication Lab Manual
Module 6 Assertion Lab Manual
Module 7 Coverage Lab Manual
Universal Verification Methodology Lab Manuals
UVM Lab Manuals
Course Instructor
Priyanka
4 Courses • 132 Students
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy & Refund Policy