UVM Register Abstraction Layer (RAL)
Register Abstraction Layer (RAL ) allows the Design Verification engineer to build the register model mimicking the registers and memories present in DUT giving us an option to reach a newer level of flexibility while verifying complex designs. Moreover various methods involved in RAL model generation and building a RAL environment are discussed in this course.
₹3500.00
/CourseBundles(74227)/5980752-RAL.jpg)
Course Overview
Schedule of Classes
Course Curriculum
1 Subject
UVM Register Abstraction Layer (RAL)
1 Exercises • 6 Learning Materials
UVM - Register Abstraction Layer (RAL)
Introduction to RAL
Register Model Building Block Classes
Register Model in UVM Env
Access API
Frontdoor and Backdoor Access
Quiz
Assignment
Course Instructor
ChipEdge Learning
98 Courses • 900 Students
By clicking on Continue, I accept the Terms & Conditions,
Privacy Policy
&
Refund Policy